# **CIIC Harness**

efabless

May 18, 2021

# CONTENTS

1	Table of contents	3
2	Overview	5
3	Prerequisites	7
4	Install Caravel	9
5	Caravel Integration         5.1       Repo Integration         5.2       Verilog Integration	<b>11</b> 11 11
6	Building the PDK	13
7	Running Full Chip Simulation	15
8	Hardening the User Project Macro using Openlane	17
9	Running Open-MPW Precheck Locally	19
10	Other Miscellaneous Targets	21
11	Checklist for Open-MPW Submission	23

# ONE

# **TABLE OF CONTENTS**

- Overview
- Install Caravel
- Caravel Integration
  - Repo Integration
  - Verilog Integration
- Running Full Chip Simulation
- Hardening the User Project Macro using Openlane
- Checklist for Open-MPW Submission

TWO

### **OVERVIEW**

This repo contains a sample user project that utilizes the caravel chip user space. The user project is a simple counter that showcases how to make use of caravel's user space utilities like IO pads, logic analyzer probes, and wishbone port. The repo also demonstrates the recommended structure for the open-mpw shuttle projects.

THREE

# PREREQUISITES

• Docker

FOUR

# **INSTALL CARAVEL**

To setup caravel, run the following:

To update the installed caravel to the latest, run:

make update\_caravel

To remove caravel, run

make uninstall

By default caravel-lite is installed. To install the full version of caravel, run this prior to calling make install.

export CARAVEL\_LITE=0

# **CARAVEL INTEGRATION**

### 5.1 Repo Integration

Caravel files are kept separate from the user project by having caravel as submodule. The submodule commit should point to the latest of caravel/caravel-lite master. The following files should have a symbolic link to caravel's corresponding files:

- Openlane Makefile: This provides an easier way for running openlane to harden your macros. Refer to *Hardening the User Project Macro using Openlane*. Also, the makefile retains the openlane summary reports under the signoff directory.
- Pin order file for the user wrapper: The hardened user project wrapper macro must have the same pin order specified in caravel's repo. Failing to adhere to the same order will fail the gds integration of the macro with caravel's back-end.

The symbolic links are automatically set when you run make install.

# 5.2 Verilog Integration

You need to create a wrapper around your macro that adheres to the template at user\_project\_wrapper. The wrapper top module must be named user\_project\_wrapper and must have the same input and output ports. The wrapper gives access to the user space utilities provided by caravel like IO ports, logic analyzer probes, and wishbone bus connection to the management SoC.

For this sample project, the user macro makes use of:

- The IO ports for displaying the count register values on the IO pads.
- The LA probes for supplying an optional reset and clock signals and for setting an initial value for the count register.
- The wishbone port for reading/writing the count value through the management SoC.

Refer to user\_project\_wrapper for more information.

SIX

### **BUILDING THE PDK**

You have two options for building the pdk:

• Build the pdk natively.

Make sure you have Magic VLSI Layout Tool installed on your machine before building the pdk.

make pdk

• Build the pdk using openlane's docker image which has magic installed.

# set PDK\_ROOT to the path you wish to use for the pdk
export PDK\_ROOT=<pdk-installation-path>

# you can optionally specify skywater-pdk and open-pdks commit used

# by setting and exporting SKYWATER\_COMMIT and OPEN\_PDKS\_COMMIT

# if you do not set them, they default to the last verfied commits tested for this  $\hfill \to \hfill project$ 

make pdk-nonnative

**SEVEN** 

### **RUNNING FULL CHIP SIMULATION**

First, you will need to install the simulation environment, by

make simenv

This will pull a docker image with the needed tools installed.

Then, run the RTL and GL simulation by

export PDK\_ROOT=<pdk-installation-path>
export CARAVEL\_ROOT=\$(pwd)/caravel
# specify simulation mode: RTL/GL
export SIM=RTL
# Run IO ports testbench, make verify-io\_ports
make verify-<dv-pattern>

The verilog test-benches are under this directory verilog/dv. For more information on setting up the simulation environment and the available testbenches for this sample project, refer to README.

EIGHT

# HARDENING THE USER PROJECT MACRO USING OPENLANE

You will need to install openlane by running the following

```
export OPENLANE_ROOT=<openlane-installation-path>
export OPENLANE_TAG=<latest-openlane-tag>
make openlane
```

For detailed instructions on how to install openlane and the pdk refer to README.

There are two options for hardening the user project macro using openlane:

- 1. Hardening the user macro, then embedding it in the wrapper
- 2. Flattening the user macro with the wrapper.

For more details on this, refer to this README.

For this sample project, we went for the first option where the user macro is hardened first, then it is inserted in the user project wrapper.

To reproduce hardening this project, run the following:

```
# Run openlane to harden user_proj_example
make user_proj_example
# Run openlane to harden user_project_wrapper
make user_project_wrapper
```

NINE

# **RUNNING OPEN-MPW PRECHECK LOCALLY**

You can install the precheck by running

```
# By default, this install the precheck in your home directory
# To change the installtion path, run "export PRECHECK_ROOT=<precheck installation path>"
make precheck
```

This will clone the precheck repo and pull the latest precheck docker image.

Then, you can run the precheck by running Specify CARAVEL\_ROOT before running any of the following,

```
# export CARAVEL_ROOT=$(pwd)/caravel
export CARAVEL_ROOT=<path-to-caravel>
make run-precheck
```

This will run all the precheck checks on your project and will produce the logs under the checks directory.

# **OTHER MISCELLANEOUS TARGETS**

The makefile provides a number of useful that targets that can run LVS, DRC, and XOR checks on your hardened design outside of openlane's flow.

Run `make help to display available targets.

Specify CARAVEL\_ROOT before running any of the following,

# export CARAVEL\_ROOT=\$(pwd)/caravel
export CARAVEL\_ROOT=<path-to-caravel>

Run lvs on spice,

make lvs-<macro\_name>

Run lvs on the gds,

make lvs-gds-<macro\_name>

Run lvs on the maglef,

make lvs-maglef-<macro\_name>

Run drc using magic,

make drc-<macro\_name>

Run antenna check using magic,

make antenna-<macro\_name>

Run XOR check,

make xor-wrapper

### **ELEVEN**

### **CHECKLIST FOR OPEN-MPW SUBMISSION**

- [x] The project repo adheres to the same directory structure in this repo.
- [x] The project repo contain info.yaml at the project root.
- [x] Top level macro is named user\_project\_wrapper.
- [x] Full Chip Simulation passes for RTL and GL (gate-level)
- [x] The hardened Macros are LVS and DRC clean
- [x] The hardened user\_project\_wrapper adheres to the same pin order specified at pin\_order
- [x] XOR check passes with zero total difference.
- [x] Openlane summary reports are retained under ./signoff/